Analog Design, Staff Engineer
Synopsys (formerly Synfora)
SerDes System Architect
You will be part of an R&D team developing 8 to 224Gbps and NRZ and PAM4 serial-link (SerDes) transceivers. We are looking for an engineer with theoretical knowledge and practical experience to join our team. You will work with a cross-functional team of analog and digital designers, and hardware engineers.
You will be involved in all stages of development including:Modelling: updating and maintaining SerDes system modelsSign-off: running system simulations to verify design performance across multiple protocols and channelsAlgorithms: proposing and designing algorithms to calibration and adapt the transceiver for optimal performanceSilicon: correlating simulated performance with silicon measurementsCustomers: assisting customers with system-level performance issues
You have an B.E/Btech/Mtech/MS/M.Sc. or Ph.D. in Electronics or Computer Engineering with 5 years or more experience in related area of expertise .
Due to the cross disciplinary nature of this position, key qualifications include one or more of the following:Modelling - experience modeling circuits and systems in MATLAB/SimulinkAnalog – experience designing high-speed analog CMOS circuitsDigital – experience with DSPCommunications theory – experience with equalization, coding, noise/crosstalk filtering
Beneficial Experience: Experience analyzing link budgets for NRZ and/or PAM4 high-speed serial linksExperience modelling of SERDES transmitters and receivers in MATLAB or similar toolKnowledge of circuit topologies used in high-speed SerDes Tx/RxKnowledge of Tx/Rx equalization techniquesKnowledge of CDR architectures and CDR loop dynamicsKnowledge of common high-speed serial data protocols including PCIe, 10G/25G/56G/112G Ethernet, JESD204C, CPRIExperience with lab tests for high-speed serial linksExperience with C/Verilog-A/systemVerilog
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
You will be part of an R&D team developing 8 to 224Gbps and NRZ and PAM4 serial-link (SerDes) transceivers. We are looking for an engineer with theoretical knowledge and practical experience to join our team. You will work with a cross-functional team of analog and digital designers, and hardware engineers.
You will be involved in all stages of development including:Modelling: updating and maintaining SerDes system modelsSign-off: running system simulations to verify design performance across multiple protocols and channelsAlgorithms: proposing and designing algorithms to calibration and adapt the transceiver for optimal performanceSilicon: correlating simulated performance with silicon measurementsCustomers: assisting customers with system-level performance issues
You have an B.E/Btech/Mtech/MS/M.Sc. or Ph.D. in Electronics or Computer Engineering with 5 years or more experience in related area of expertise .
Due to the cross disciplinary nature of this position, key qualifications include one or more of the following:Modelling - experience modeling circuits and systems in MATLAB/SimulinkAnalog – experience designing high-speed analog CMOS circuitsDigital – experience with DSPCommunications theory – experience with equalization, coding, noise/crosstalk filtering
Beneficial Experience: Experience analyzing link budgets for NRZ and/or PAM4 high-speed serial linksExperience modelling of SERDES transmitters and receivers in MATLAB or similar toolKnowledge of circuit topologies used in high-speed SerDes Tx/RxKnowledge of Tx/Rx equalization techniquesKnowledge of CDR architectures and CDR loop dynamicsKnowledge of common high-speed serial data protocols including PCIe, 10G/25G/56G/112G Ethernet, JESD204C, CPRIExperience with lab tests for high-speed serial linksExperience with C/Verilog-A/systemVerilog
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Confirm your E-mail: Send Email
All Jobs from Synopsys (formerly Synfora)