We’re looking for a Layout Design Engineer Staff to join our team. On this role you’ll acquire and develop competences in all layout design activities, ranged from layout entry, floor-planning verification and quality validations. The focus of our team is developing high speed SerDes physical interface and design all the necessary analog blocks to support it ranging from basic blocks to complex structures that touch the boundary of chip interface. Does this sound like a good role for you?
 
Key Qualifications:Requires a MSc in Electrical or Computer Engineering (or equivalent) with solid background on transistor level and 5+ years working experience in layout circuit design.Possesses knowledge in deep submicron CMOS technologiesExercises good judgment in selecting efficient/robust methods and techniques to layout floorplan and validation.Design for porting (i.e. design to enable ease moving layout across multiple foundry nodes)Knowledge of signal integrity issues and techniques to mitigate ESD, latch-up (i.e. clock/data routes, differential routing, shielding, well distance, substrate biasing)Familiarity with custom digital layout (i.e. high_speed digital paths)Knowledge of layout effects and design for reliability (i.e. matching, reliability, proximity effects, EM, IR, etc.)Good written and verbal communication skills and problem-solving skills.Builds productive internal/external working relationships. Networks with senior internal and external personnel in own area of expertise.Contacts are primarily within business unit and occasional organizational and external customer contacts on routine matters.Has familiarity with UNIX operating systems and IC design tools.Good at problem solving. Presents critical judgementGood written and verbal English communication skillsOrganizational skills are essentialSelf-motivated personalityRequired Experience:Familiarity with layout of analog and mixed signal CMOS circuitsContributed to the development of complex layout integrated circuits.Knowledgeable about signal integrity (ie. clock/data routes, differential routing, shielding)Implementation of ESD design constraints, latch-up risk mitigationLayout design for reliability (ie. EM, IR, etc…)Design to optimize for parasitic layout effects (ie. matching, reliability, proximity effects, etc…) Preferred ExperienceKnowledge on Synopsys EDA toolsFamiliar with Unix and scripting languages (TCL, Python) 
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
 
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned digital blocks, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.