We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

 

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose
TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

Teradyne’s Silicon Technology Engineering group (STE) needs a senior to expert level bench characterization engineer who supports new product development. Responsibilities include creating bench level test plans, designing PCBs, software development to communicate with our DUTs (devices under test) and automating bench equipment-based measurements, performing bench level troubleshooting/debug, processing and presenting data, and generating reports on the results/findings. The role will involve direct communication with Teradyne’s ASIC design team, ATE test team and our internal customers.

Analyze electrical specifications from a device’s datasheet and use this to create detailed bench level test plans. Design hardware to interface the DUT to bench equipment. Develop software to control the interactions between our ASICs and external bench equipment. Collect and analyze device performance data and correlate to system level parameters. Present results to senior level engineer and management of findings. Generate characterization reports to summarize the results and additional findings. Other responsibilities include: Troubleshoot, debug customer failures, failures isolation and other bench level measurements.

All About You
We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

Experience using benchtop equipment. Power supplies, SMUs, semiconductor parameter analyzer, multimeters, signal generators, AWGs, pattern generators, BERTs, oscilloscopes, VNA, spectrum analyzers. Experience with programming. VBA (visual basic for applications) is preferred. Additional knowledge of other programming languages like Python, Matlab, and C++ is preferred. Experience programming in Verilog. Experience with SCPI communication. Experience in multi-GHz signal delivery. De-embedding experience is preferred. Signal/power integrity experience is preferred. Experience with mixed signals (analog and digital). Experience characterizing PLLs, jitter, data eyes, DACs, ADCs. Experience with revision control. Git experience is preferred. Work experience in a related field. 10+ years of experience is preferred. Education requirement Bachelor’s degree in engineering/physics is required. Electrical/Computer engineering is preferred. Master’s degree in engineering/physics is a plus. Electrical/Computer engineering is preferred. Hybrid work environment

 

Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more.  Please click here to see details.

 

#LI-NS1