Position Summary

Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us!

Role and Responsibilities

As a Principal Design Verification Engineer you will contribute to the functional verification of System IP including coherent interconnect, caches, and dynamic memory controllers. This is an individual contributor role with technical leadership, heavily involved hands-on project execution. A strong background in Design Verification, TB architect skills, methodologies and hands-on experience with both block-level and top-level is required to be successful in this role. This position may start at a higher level depending on your knowledge and experience.

You act as the go-to person for technical know-how and micro architectureYou architect and build re-usable testbenches right from scratchYou identify shortcomings of existing verification flows and proposing new solutionsYou propose and drive best practices and methodologies that can improve productivityYou own key features and timely execution of tasks as per milestonesYou create test plans as per spec, challenge spec and testplan/code reviewsYou work with designers to resolve any spec issuesYou create verification environments, stimulus, and testsYou collaborate with designers to verify the correctness of a design feature and resolve failsYou develop assertions, checkers, covergroups, and Systemverilog constraintsYou debug and root cause functional fails from regressionsYou analyze code and functional coverage results and perform gap analysisYou identify coverage exclusions and improve stimulusYou work with SoC team to debug functional fails during IP bringup and feature executionYou collaborate with Physical design teams, running and debugging gate-level simulationsYou work with Performance verification teams to help with co-sim TB bringupYou bringup power-aware verification with UPFYou help with Silicon bringup and root causing failsYou mentor junior team members

Skills and Qualifications

20+ years of experience with a Bachelor’s degree in Computer Science/Computer Engineering/relevant technical field, or 18+ years of experience with a Master’s degree, or 16+ years of experience with a PhD16+ years industry experience in a design verification roleExpert hands-on coding skills in System Verilog, UVMKnowledge of ARM protocols – CHI, AXI, ACElite, APBExperience with Git version control, Unix/Perl scriptingCombined experience with coherent interconnect and LPDDR memory controllers will be a plusGood written and verbal communication skillsFormal verification skills will be a plus

Our Team

Our System IP team develops proprietary coherent interconnect and memory controller deployed in many high-volume products. Our team plays a key role in influencing the product roadmap for a market-leading system IP solutions. We focus on delivering system modeling capability based on optimization and use-case-driven analysis (gaming, computational photography) that enables a world-class memory subsystem.

With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments.

Being part of a new team of talented individuals with vastly diverse backgrounds and skill sets at a well-established global company means you have limitless room to explore, innovate, and expand role responsibilities to build technical expertise. With a big charter ahead, we get to do challenging work and solve unique problems in a highly collaborative and supportive environment. You will always be learning while helping us shape the team’s culture.

Total Rewards

At Samsung – SARC/ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $216,521 and $359,527. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location.

Samsung employees have access to benefits including: medical, dental, vision, life insurance, 401(k), free onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.

Additionally, this role might be eligible to participate in long term incentive plan and relocation.

U.S. Export Control

This position requires the ability to access information subject to U.S. export control restrictions.  Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information.

Trade Secrets

By submitting an application, you [applicant] agree[s] not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.

#SARC #ACL #Hybrid

* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.

* Samsung Electronics America, Inc. and its subsidiaries are committed to employing a diverse workforce, and  provide Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.